SVE Instruction List by Dougall Johnson
ADDQV: Unsigned add reduction of quadword vector segments
ADDQV Vd.4S, Pg, Zn.S (SVE2.1 (SME2.1
128-bit SVE
Sum corresponding active 32-bit integer elements from each 128-bit segment of (1), storing the result in (3). For any element where the corresponding predicate bit in (2) is 0, instead add zero.
256-bit SVE
Sum corresponding active 32-bit integer elements from each 128-bit segment of (1), storing the result in (3). For any element where the corresponding predicate bit in (2) is 0, instead add zero.
512-bit SVE
Sum corresponding active 32-bit integer elements from each 128-bit segment of (1), storing the result in (3). For any element where the corresponding predicate bit in (2) is 0, instead add zero.
Larger sizes
1024-bit SVE
Sum corresponding active 32-bit integer elements from each 128-bit segment of (1), storing the result in (3). For any element where the corresponding predicate bit in (2) is 0, instead add zero.
2048-bit SVE
Sum corresponding active 32-bit integer elements from each 128-bit segment of (1), storing the result in (3). For any element where the corresponding predicate bit in (2) is 0, instead add zero.
Switch to High-DPISwitch to Low-DPI
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.