SVE Instruction List by Dougall Johnson
ADR: Compute vector address
ADR Zd.S, [Zn.S, Zm.S] (SVE+NS
svuint32_t svadrb[_u32base]_[s32]offset(svuint32_t bases, svint32_t offsets)
svuint32_t svadrb[_u32base]_[u32]offset(svuint32_t bases, svuint32_t offsets)
128-bit SVE

For each 32-bit integer set (3) to (1) + (2).
256-bit SVE

For each 32-bit integer set (3) to (1) + (2).
512-bit SVE

For each 32-bit integer set (3) to (1) + (2).
Larger sizes
1024-bit SVE

For each 32-bit integer set (3) to (1) + (2).
2048-bit SVE

For each 32-bit integer set (3) to (1) + (2).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.