SVE Instruction List by Dougall Johnson
ADR: Compute vector address
ADR Zd.S, [Zn.S, Zm.S, LSL #2] (SVE+NS
svuint32_t svadrw[_u32base]_[s32]index(svuint32_t bases, svint32_t indices)
svuint32_t svadrw[_u32base]_[u32]index(svuint32_t bases, svuint32_t indices)
128-bit SVE

For each 32-bit integer set (3) to (2) + (1) << 2.
256-bit SVE

For each 32-bit integer set (3) to (2) + (1) << 2.
512-bit SVE

For each 32-bit integer set (3) to (2) + (1) << 2.
Larger sizes
1024-bit SVE

For each 32-bit integer set (3) to (2) + (1) << 2.
2048-bit SVE

For each 32-bit integer set (3) to (2) + (1) << 2.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.