SVE Instruction List by Dougall Johnson
ADR: Compute vector address
ADR Zd.D, [Zn.D, Zm.D, UXTW] (SVE+NS
128-bit SVE
For each 64-bit integer from (2), extend the corresponding unsigned 32-bit integer from (1), and set (3) to (1) + (2).
256-bit SVE
For each 64-bit integer from (2), extend the corresponding unsigned 32-bit integer from (1), and set (3) to (1) + (2).
512-bit SVE
For each 64-bit integer from (2), extend the corresponding unsigned 32-bit integer from (1), and set (3) to (1) + (2).
Larger sizes
1024-bit SVE
For each 64-bit integer from (2), extend the corresponding unsigned 32-bit integer from (1), and set (3) to (1) + (2).
2048-bit SVE
For each 64-bit integer from (2), extend the corresponding unsigned 32-bit integer from (1), and set (3) to (1) + (2).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.