SVE Instruction List by Dougall Johnson
# ANDQV: Bitwise AND reduction of quadword vector segments

ANDQV Vd.4S, Pg, Zn.S (SVE2.1 (SME2.1

## 128-bit SVE

Compute the bitwise-and of the active 32-bit elements from each 128-bit segment of (1), storing the result in (3). For any element where the corresponding predicate bit in (2) is 0, interpret it as 0xFFFFFFFF.

## 256-bit SVE

Compute the bitwise-and of the active 32-bit elements from each 128-bit segment of (1), storing the result in (3). For any element where the corresponding predicate bit in (2) is 0, interpret it as 0xFFFFFFFF.

## 512-bit SVE

Compute the bitwise-and of the active 32-bit elements from each 128-bit segment of (1), storing the result in (3). For any element where the corresponding predicate bit in (2) is 0, interpret it as 0xFFFFFFFF.

## Larger sizes

## 1024-bit SVE

Compute the bitwise-and of the active 32-bit elements from each 128-bit segment of (1), storing the result in (3). For any element where the corresponding predicate bit in (2) is 0, interpret it as 0xFFFFFFFF.

## 2048-bit SVE

Compute the bitwise-and of the active 32-bit elements from each 128-bit segment of (1), storing the result in (3). For any element where the corresponding predicate bit in (2) is 0, interpret it as 0xFFFFFFFF.

Report mistakes or give feedback

Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.