SVE Instruction List by Dougall Johnson
CMPLS (immediate): Compare vector to immediate
CMPLS Pd.H, Pg/Z, Zn.H, #imm (SVE (SME
svbool_t svcmple[_n_u16](svbool_t pg, svuint16_t op1, uint16_t op2)
svbool_t svcmple_wide[_n_u16](svbool_t pg, svuint16_t op1, uint64_t op2)
128-bit SVE
For each unsigned 16-bit integer set the corresponding predicate bit in (3) to (2) ≤ (1), setting flags based on the resulting predicate. The immediate is limited to 0 ≤ imm ≤ 127.
256-bit SVE
For each unsigned 16-bit integer set the corresponding predicate bit in (3) to (2) ≤ (1), setting flags based on the resulting predicate. The immediate is limited to 0 ≤ imm ≤ 127.
512-bit SVE
For each unsigned 16-bit integer set the corresponding predicate bit in (3) to (2) ≤ (1), setting flags based on the resulting predicate. The immediate is limited to 0 ≤ imm ≤ 127.
Larger sizes
1024-bit SVE
For each unsigned 16-bit integer set the corresponding predicate bit in (3) to (2) ≤ (1), setting flags based on the resulting predicate. The immediate is limited to 0 ≤ imm ≤ 127.
2048-bit SVE
For each unsigned 16-bit integer set the corresponding predicate bit in (3) to (2) ≤ (1), setting flags based on the resulting predicate. The immediate is limited to 0 ≤ imm ≤ 127.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.