SVE Instruction List by Dougall Johnson
DUPQ: Broadcast indexed element within each quadword vector segment (unpredicated)
DUPQ Zd.H, Zn.H[imm] (SVE2.1 (SME2.1
128-bit SVE

Within each 128-bit segment, set all 16-bit lanes of (2) to the element from (1) specified by imm
.
256-bit SVE

Within each 128-bit segment, set all 16-bit lanes of (2) to the element from (1) specified by imm
.
512-bit SVE

Within each 128-bit segment, set all 16-bit lanes of (2) to the element from (1) specified by imm
.
Larger sizes
1024-bit SVE

Within each 128-bit segment, set all 16-bit lanes of (2) to the element from (1) specified by imm
.
2048-bit SVE

Within each 128-bit segment, set all 16-bit lanes of (2) to the element from (1) specified by imm
.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.