SVE Instruction List by Dougall Johnson
FADD (vectors, predicated): Floating-point add vector (predicated)
FADD Zdn.H, Pg/M, Zdn.H, Zm.H (SVE (SME
svfloat16_t svadd[_f16]_m(svbool_t pg, svfloat16_t op1, svfloat16_t op2)
128-bit SVE
For each 16-bit float set (3) to (1) + (2).
256-bit SVE
For each 16-bit float set (3) to (1) + (2).
512-bit SVE
For each 16-bit float set (3) to (1) + (2).
Larger sizes
1024-bit SVE
For each 16-bit float set (3) to (1) + (2).
2048-bit SVE
For each 16-bit float set (3) to (1) + (2).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.