SVE Instruction List by Dougall Johnson
FADDV: Floating-point add recursive reduction to scalar
FADDV Sd, Pg, Zn.S (SVE (SME
float32_t svaddv[_f32](svbool_t pg, svfloat32_t op)
128-bit SVE
Sum active 32-bit float elements from (1), using a tree reduction, storing the result in (2). Inactive elements are interpreted as +0.0.
256-bit SVE
Sum active 32-bit float elements from (1), using a tree reduction, storing the result in (2). Inactive elements are interpreted as +0.0.
512-bit SVE
Sum active 32-bit float elements from (1), using a tree reduction, storing the result in (2). Inactive elements are interpreted as +0.0.
Larger sizes
1024-bit SVE
Sum active 32-bit float elements from (1), using a tree reduction, storing the result in (2). Inactive elements are interpreted as +0.0.
2048-bit SVE
Sum active 32-bit float elements from (1), using a tree reduction, storing the result in (2). Inactive elements are interpreted as +0.0.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.