SVE Instruction List by Dougall Johnson
FCMGE (zero): Floating-point compare vector with zero
FCMGE Pd.D, Pg/Z, Zn.D, #0.0 (SVE (SME
svbool_t svcmpge[_n_f64](svbool_t pg, svfloat64_t op1, float64_t op2)
128-bit SVE

For each 64-bit float set the corresponding predicate bit in (3) to (2) ≥ 0.0.
256-bit SVE

For each 64-bit float set the corresponding predicate bit in (3) to (2) ≥ 0.0.
512-bit SVE

For each 64-bit float set the corresponding predicate bit in (3) to (2) ≥ 0.0.
Larger sizes
1024-bit SVE

For each 64-bit float set the corresponding predicate bit in (3) to (2) ≥ 0.0.
2048-bit SVE

For each 64-bit float set the corresponding predicate bit in (3) to (2) ≥ 0.0.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.