FCVT: Floating-point convert precision (predicated)

FCVT Zd.S, Pg/M, Zn.D (SVE (SME

svfloat32_t svcvt_f32[_f64]_m(svfloat32_t inactive, svbool_t pg, svfloat64_t op)

128-bit SVE

Convert each 64-bit float from (1) to a 32-bit float, writing the results to the even lanes of (2), zeroing the odd lanes. The current rounding mode selected by FPCR is used.

256-bit SVE

Convert each 64-bit float from (1) to a 32-bit float, writing the results to the even lanes of (2), zeroing the odd lanes. The current rounding mode selected by FPCR is used.

512-bit SVE

Convert each 64-bit float from (1) to a 32-bit float, writing the results to the even lanes of (2), zeroing the odd lanes. The current rounding mode selected by FPCR is used.

Larger sizes

1024-bit SVE

Convert each 64-bit float from (1) to a 32-bit float, writing the results to the even lanes of (2), zeroing the odd lanes. The current rounding mode selected by FPCR is used.

2048-bit SVE

Convert each 64-bit float from (1) to a 32-bit float, writing the results to the even lanes of (2), zeroing the odd lanes. The current rounding mode selected by FPCR is used.

Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.