SVE Instruction List by Dougall Johnson
FMLA (vectors): Floating-point fused multiply-add vectors (predicated), writing addend [Zda = Zda + Zn * Zm]
FMLA Zda.S, Pg/M, Zn.S, Zm.S (SVE (SME
svfloat32_t svmla[_f32]_m(svbool_t pg, svfloat32_t op1, svfloat32_t op2, svfloat32_t op3)
128-bit SVE
For each 32-bit float set (4) to (1) + (2) * (3).
256-bit SVE
For each 32-bit float set (4) to (1) + (2) * (3).
512-bit SVE
For each 32-bit float set (4) to (1) + (2) * (3).
Larger sizes
1024-bit SVE
For each 32-bit float set (4) to (1) + (2) * (3).
2048-bit SVE
For each 32-bit float set (4) to (1) + (2) * (3).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.