SVE Instruction List by Dougall Johnson
FMUL (immediate): Floating-point multiply by immediate (predicated)
FMUL Zdn.D, Pg/M, Zdn.D, #0.5 (SVE (SME
svfloat64_t svmul[_n_f64]_m(svbool_t pg, svfloat64_t op1, float64_t op2)
128-bit SVE
For each 64-bit float set (3) to (2) * 0.5.
256-bit SVE
For each 64-bit float set (3) to (2) * 0.5.
512-bit SVE
For each 64-bit float set (3) to (2) * 0.5.
Larger sizes
1024-bit SVE
For each 64-bit float set (3) to (2) * 0.5.
2048-bit SVE
For each 64-bit float set (3) to (2) * 0.5.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.