SVE Instruction List by Dougall Johnson
FMUL (vectors, unpredicated): Floating-point multiply vectors (unpredicated)
FMUL Zd.H, Zn.H, Zm.H (SVE (SME
svfloat16_t svmul[_f16]_x(svbool_t pg, svfloat16_t op1, svfloat16_t op2)
128-bit SVE

For each 16-bit float set (3) to (1) * (2).
256-bit SVE

For each 16-bit float set (3) to (1) * (2).
512-bit SVE

For each 16-bit float set (3) to (1) * (2).
Larger sizes
1024-bit SVE

For each 16-bit float set (3) to (1) * (2).
2048-bit SVE

For each 16-bit float set (3) to (1) * (2).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.