FRINT64X: Floating-point round to 64-bit integer (predicated)

FRINT64X Zd.D, Pg/Z, Zn.D (SVE2.2 (SME2.2

128-bit SVE

For each 64-bit float round (1) to a 64-bit signed integer as a floating-point value, using the current FPCR rounding mode, with exact exceptions, and set (2) to the result.

256-bit SVE

For each 64-bit float round (1) to a 64-bit signed integer as a floating-point value, using the current FPCR rounding mode, with exact exceptions, and set (2) to the result.

512-bit SVE

For each 64-bit float round (1) to a 64-bit signed integer as a floating-point value, using the current FPCR rounding mode, with exact exceptions, and set (2) to the result.

Larger sizes

1024-bit SVE

For each 64-bit float round (1) to a 64-bit signed integer as a floating-point value, using the current FPCR rounding mode, with exact exceptions, and set (2) to the result.

2048-bit SVE

For each 64-bit float round (1) to a 64-bit signed integer as a floating-point value, using the current FPCR rounding mode, with exact exceptions, and set (2) to the result.

Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.