SVE Instruction List by Dougall Johnson
INSR (SIMD&FP scalar): Insert SIMD&FP scalar register in shifted vector
INSR Zdn.S, Sm (SVE (SME
svfloat32_t svinsr[_n_f32](svfloat32_t op1, float32_t op2)
svint32_t svinsr[_n_s32](svint32_t op1, int32_t op2)
svuint32_t svinsr[_n_u32](svuint32_t op1, uint32_t op2)
128-bit SVE
Shift the 32-bit lanes from (1) left by one element, inserting (2) into lane 0, and setting (3) to the result.
256-bit SVE
Shift the 32-bit lanes from (1) left by one element, inserting (2) into lane 0, and setting (3) to the result.
512-bit SVE
Shift the 32-bit lanes from (1) left by one element, inserting (2) into lane 0, and setting (3) to the result.
Larger sizes
1024-bit SVE
Shift the 32-bit lanes from (1) left by one element, inserting (2) into lane 0, and setting (3) to the result.
2048-bit SVE
Shift the 32-bit lanes from (1) left by one element, inserting (2) into lane 0, and setting (3) to the result.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.