SVE Instruction List by Dougall Johnson
LD1ROW (scalar plus scalar): Contiguous load and replicate eight words (scalar index)
LD1ROW { Zt.S }, Pg/Z, [Xn, Xm, LSL #2] (SVE+F64MM+NS
svfloat32_t svld1ro[_f32](svbool_t pg, const float32_t *base)
svint32_t svld1ro[_s32](svbool_t pg, const int32_t *base)
svuint32_t svld1ro[_u32](svbool_t pg, const uint32_t *base)
128-bit SVE
This operation is undefined for 128-bit SVE.
256-bit SVE
Load each 32-bit element in the low 256-bit segment of (3) from the memory operand (2), or zero the element if the corresponding predicate bit in (1) is zero, then replicate that 128-bit segment to fill the register, ignoring the predicate. If the predicate bit corresponding to an element in the low 256-bit segment of (3) is zero, that load is skipped, and cannot cause a fault.
512-bit SVE
Load each 32-bit element in the low 256-bit segment of (3) from the memory operand (2), or zero the element if the corresponding predicate bit in (1) is zero, then replicate that 128-bit segment to fill the register, ignoring the predicate. If the predicate bit corresponding to an element in the low 256-bit segment of (3) is zero, that load is skipped, and cannot cause a fault.
Larger sizes
1024-bit SVE
Load each 32-bit element in the low 256-bit segment of (3) from the memory operand (2), or zero the element if the corresponding predicate bit in (1) is zero, then replicate that 128-bit segment to fill the register, ignoring the predicate. If the predicate bit corresponding to an element in the low 256-bit segment of (3) is zero, that load is skipped, and cannot cause a fault.
2048-bit SVE
Load each 32-bit element in the low 256-bit segment of (3) from the memory operand (2), or zero the element if the corresponding predicate bit in (1) is zero, then replicate that 128-bit segment to fill the register, ignoring the predicate. If the predicate bit corresponding to an element in the low 256-bit segment of (3) is zero, that load is skipped, and cannot cause a fault.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.