SVE Instruction List by Dougall Johnson
# LD1RQD (scalar plus scalar): Contiguous load and replicate two doublewords (scalar index)

LD1RQD { Zt.D }, Pg/Z, [Xn, Xm, LSL #3] (SVE (SME

svfloat64_t svld1rq[_f64](svbool_t pg, const float64_t *base)

svint64_t svld1rq[_s64](svbool_t pg, const int64_t *base)

svuint64_t svld1rq[_u64](svbool_t pg, const uint64_t *base)

## 128-bit SVE

Load each 64-bit element in the low 128-bit segment of (3) from the memory operand (2), or zero the element if the corresponding predicate bit in (1) is zero, then replicate that 128-bit segment to fill the register, ignoring the predicate. If the predicate bit corresponding to an element in the low 128-bit segment of (3) is zero, that load is skipped, and cannot cause a fault.

## 256-bit SVE

Load each 64-bit element in the low 128-bit segment of (3) from the memory operand (2), or zero the element if the corresponding predicate bit in (1) is zero, then replicate that 128-bit segment to fill the register, ignoring the predicate. If the predicate bit corresponding to an element in the low 128-bit segment of (3) is zero, that load is skipped, and cannot cause a fault.

## 512-bit SVE

Load each 64-bit element in the low 128-bit segment of (3) from the memory operand (2), or zero the element if the corresponding predicate bit in (1) is zero, then replicate that 128-bit segment to fill the register, ignoring the predicate. If the predicate bit corresponding to an element in the low 128-bit segment of (3) is zero, that load is skipped, and cannot cause a fault.

## Larger sizes

## 1024-bit SVE

Load each 64-bit element in the low 128-bit segment of (3) from the memory operand (2), or zero the element if the corresponding predicate bit in (1) is zero, then replicate that 128-bit segment to fill the register, ignoring the predicate. If the predicate bit corresponding to an element in the low 128-bit segment of (3) is zero, that load is skipped, and cannot cause a fault.

## 2048-bit SVE

Load each 64-bit element in the low 128-bit segment of (3) from the memory operand (2), or zero the element if the corresponding predicate bit in (1) is zero, then replicate that 128-bit segment to fill the register, ignoring the predicate. If the predicate bit corresponding to an element in the low 128-bit segment of (3) is zero, that load is skipped, and cannot cause a fault.

Report mistakes or give feedback

Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.