SVE Instruction List by Dougall Johnson
LD1RQH (scalar plus scalar): Contiguous load and replicate eight halfwords (scalar index)
LD1RQH { Zt.H }, Pg/Z, [Xn, Xm, LSL #1] (SVE (SME
svbfloat16_t svld1rq[_bf16](svbool_t pg, const bfloat16_t *base)
svfloat16_t svld1rq[_f16](svbool_t pg, const float16_t *base)
svint16_t svld1rq[_s16](svbool_t pg, const int16_t *base)
svuint16_t svld1rq[_u16](svbool_t pg, const uint16_t *base)
128-bit SVE

Load each 16-bit element in the low 128-bit segment of (3) from the memory operand (2), or zero the element if the corresponding predicate bit in (1) is zero, then replicate that 128-bit segment to fill the register, ignoring the predicate. If the predicate bit corresponding to an element in the low 128-bit segment of (3) is zero, that load is skipped, and cannot cause a fault.
256-bit SVE

Load each 16-bit element in the low 128-bit segment of (3) from the memory operand (2), or zero the element if the corresponding predicate bit in (1) is zero, then replicate that 128-bit segment to fill the register, ignoring the predicate. If the predicate bit corresponding to an element in the low 128-bit segment of (3) is zero, that load is skipped, and cannot cause a fault.
512-bit SVE

Load each 16-bit element in the low 128-bit segment of (3) from the memory operand (2), or zero the element if the corresponding predicate bit in (1) is zero, then replicate that 128-bit segment to fill the register, ignoring the predicate. If the predicate bit corresponding to an element in the low 128-bit segment of (3) is zero, that load is skipped, and cannot cause a fault.
Larger sizes
1024-bit SVE

Load each 16-bit element in the low 128-bit segment of (3) from the memory operand (2), or zero the element if the corresponding predicate bit in (1) is zero, then replicate that 128-bit segment to fill the register, ignoring the predicate. If the predicate bit corresponding to an element in the low 128-bit segment of (3) is zero, that load is skipped, and cannot cause a fault.
2048-bit SVE

Load each 16-bit element in the low 128-bit segment of (3) from the memory operand (2), or zero the element if the corresponding predicate bit in (1) is zero, then replicate that 128-bit segment to fill the register, ignoring the predicate. If the predicate bit corresponding to an element in the low 128-bit segment of (3) is zero, that load is skipped, and cannot cause a fault.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.