SVE Instruction List by Dougall Johnson
See "LD2D (scalar plus scalar)" in the exploration tools

LD2D (scalar plus scalar): Contiguous load two-doubleword structures to two vectors (scalar index)

LD2D { Zt1.D, Zt2.D }, Pg/Z, [Xn, Xm, LSL #3] (SVE (SME
svfloat64x2_t svld2[_f64](svbool_t pg, const float64_t *base)
svint64x2_t svld2[_s64](svbool_t pg, const int64_t *base)
svuint64x2_t svld2[_u64](svbool_t pg, const uint64_t *base)

128-bit SVE

Load and deinterleave pairs of interleaved 64-bit values from the memory operand (1) into the 64-bit elements of two consecutive registers (2) and (3). If the predicate bit corresponding to an element in (2) and (3) is zero, those two contiguous loads are skipped, and cannot cause a fault, and the elements are set to zero.

256-bit SVE

Load and deinterleave pairs of interleaved 64-bit values from the memory operand (1) into the 64-bit elements of two consecutive registers (2) and (3). If the predicate bit corresponding to an element in (2) and (3) is zero, those two contiguous loads are skipped, and cannot cause a fault, and the elements are set to zero.

512-bit SVE

Load and deinterleave pairs of interleaved 64-bit values from the memory operand (1) into the 64-bit elements of two consecutive registers (2) and (3). If the predicate bit corresponding to an element in (2) and (3) is zero, those two contiguous loads are skipped, and cannot cause a fault, and the elements are set to zero.

Larger sizes

1024-bit SVE

Load and deinterleave pairs of interleaved 64-bit values from the memory operand (1) into the 64-bit elements of two consecutive registers (2) and (3). If the predicate bit corresponding to an element in (2) and (3) is zero, those two contiguous loads are skipped, and cannot cause a fault, and the elements are set to zero.

2048-bit SVE

Load and deinterleave pairs of interleaved 64-bit values from the memory operand (1) into the 64-bit elements of two consecutive registers (2) and (3). If the predicate bit corresponding to an element in (2) and (3) is zero, those two contiguous loads are skipped, and cannot cause a fault, and the elements are set to zero.

Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.