SVE Instruction List by Dougall Johnson
LD4W (scalar plus scalar): Contiguous load four-word structures to four vectors (scalar index)
LD4W { Zt1.S, Zt2.S, Zt3.S, Zt4.S }, Pg/Z, [Xn, Xm, LSL #2] (SVE (SME
svfloat32x4_t svld4[_f32](svbool_t pg, const float32_t *base)
svint32x4_t svld4[_s32](svbool_t pg, const int32_t *base)
svuint32x4_t svld4[_u32](svbool_t pg, const uint32_t *base)
128-bit SVE
Load and deinterleave groups of four interleaved 32-bit values from the memory operand (1) into the 32-bit elements of four consecutive registers (2), (3), (4), and (5). If the predicate bit corresponding to an element in (2), (3), (4), and (5) is zero, those four contiguous loads are skipped, and cannot cause a fault, and the elements are set to zero.
256-bit SVE
Load and deinterleave groups of four interleaved 32-bit values from the memory operand (1) into the 32-bit elements of four consecutive registers (2), (3), (4), and (5). If the predicate bit corresponding to an element in (2), (3), (4), and (5) is zero, those four contiguous loads are skipped, and cannot cause a fault, and the elements are set to zero.
512-bit SVE
Load and deinterleave groups of four interleaved 32-bit values from the memory operand (1) into the 32-bit elements of four consecutive registers (2), (3), (4), and (5). If the predicate bit corresponding to an element in (2), (3), (4), and (5) is zero, those four contiguous loads are skipped, and cannot cause a fault, and the elements are set to zero.
Larger sizes
1024-bit SVE
Load and deinterleave groups of four interleaved 32-bit values from the memory operand (1) into the 32-bit elements of four consecutive registers (2), (3), (4), and (5). If the predicate bit corresponding to an element in (2), (3), (4), and (5) is zero, those four contiguous loads are skipped, and cannot cause a fault, and the elements are set to zero.
2048-bit SVE
Load and deinterleave groups of four interleaved 32-bit values from the memory operand (1) into the 32-bit elements of four consecutive registers (2), (3), (4), and (5). If the predicate bit corresponding to an element in (2), (3), (4), and (5) is zero, those four contiguous loads are skipped, and cannot cause a fault, and the elements are set to zero.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.