SVE Instruction List by Dougall Johnson
MAD: Multiply-add vectors (predicated), writing multiplicand [Zdn = Za + Zdn * Zm]
MAD Zdn.H, Pg/M, Zm.H, Za.H (SVE (SME
svint16_t svmad[_s16]_m(svbool_t pg, svint16_t op1, svint16_t op2, svint16_t op3)
svuint16_t svmad[_u16]_m(svbool_t pg, svuint16_t op1, svuint16_t op2, svuint16_t op3)
128-bit SVE
For each 16-bit integer set (4) to (3) + (1) * (2).
256-bit SVE
For each 16-bit integer set (4) to (3) + (1) * (2).
512-bit SVE
For each 16-bit integer set (4) to (3) + (1) * (2).
Larger sizes
1024-bit SVE
For each 16-bit integer set (4) to (3) + (1) * (2).
2048-bit SVE
For each 16-bit integer set (4) to (3) + (1) * (2).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.