SVE Instruction List by Dougall Johnson
MLA (vectors): Multiply-add vectors (predicated), writing addend [Zda = Zda + Zn * Zm]
MLA Zda.D, Pg/M, Zn.D, Zm.D (SVE (SME
svint64_t svmla[_s64]_m(svbool_t pg, svint64_t op1, svint64_t op2, svint64_t op3)
svuint64_t svmla[_u64]_m(svbool_t pg, svuint64_t op1, svuint64_t op2, svuint64_t op3)
128-bit SVE

For each 64-bit integer set (4) to (1) + (2) * (3).
256-bit SVE

For each 64-bit integer set (4) to (1) + (2) * (3).
512-bit SVE

For each 64-bit integer set (4) to (1) + (2) * (3).
Larger sizes
1024-bit SVE

For each 64-bit integer set (4) to (1) + (2) * (3).
2048-bit SVE

For each 64-bit integer set (4) to (1) + (2) * (3).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.