SVE Instruction List by Dougall Johnson
MUL (vectors, unpredicated): Multiply vectors (unpredicated)
MUL Zd.H, Zn.H, Zm.H (SVE2 (SME
128-bit SVE

For each 16-bit integer set (3) to (1) * (2).
256-bit SVE

For each 16-bit integer set (3) to (1) * (2).
512-bit SVE

For each 16-bit integer set (3) to (1) * (2).
Larger sizes
1024-bit SVE

For each 16-bit integer set (3) to (1) * (2).
2048-bit SVE

For each 16-bit integer set (3) to (1) * (2).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.