SVE Instruction List by Dougall Johnson
NAND: Bitwise NAND predicates
NAND Pd.B, Pg/Z, Pn.B, Pm.B (SVE (SME
svbool_t svnand[_b]_z(svbool_t pg, svbool_t op1, svbool_t op2)
128-bit SVE

For each active bit, set (3) to ~( (1) & (2) ). Inactive bits are zeroed.
256-bit SVE

For each active bit, set (3) to ~( (1) & (2) ). Inactive bits are zeroed.
512-bit SVE

For each active bit, set (3) to ~( (1) & (2) ). Inactive bits are zeroed.
Larger sizes
1024-bit SVE

For each active bit, set (3) to ~( (1) & (2) ). Inactive bits are zeroed.
2048-bit SVE

For each active bit, set (3) to ~( (1) & (2) ). Inactive bits are zeroed.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.