SVE Instruction List by Dougall Johnson
ORR (vectors, predicated): Bitwise inclusive OR vectors (predicated)
ORR Zdn.S, Pg/M, Zdn.S, Zm.S (SVE (SME
svint32_t svorr[_s32]_m(svbool_t pg, svint32_t op1, svint32_t op2)
svuint32_t svorr[_u32]_m(svbool_t pg, svuint32_t op1, svuint32_t op2)
128-bit SVE
For each 32-bit integer set (3) to (1) | (2).
256-bit SVE
For each 32-bit integer set (3) to (1) | (2).
512-bit SVE
For each 32-bit integer set (3) to (1) | (2).
Larger sizes
1024-bit SVE
For each 32-bit integer set (3) to (1) | (2).
2048-bit SVE
For each 32-bit integer set (3) to (1) | (2).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.