PTRUES Pd.D{, pattern} (SVE (SME

If the constraint (

`pattern`

) can be satisfied, set the low predicate bits of (1) corresponding to 64-bit elements that match the constraint, zeroing all other bits. If the constraint cannot be satisfied, zero all bits of (1). If `pattern`

is omitted, the `ALL`

constraint is used.The flags are set based on the resulting predicate, using the resulting predicate itself to indicate active lanes. If the constraint can be satisfied, FIRST and LAST will be true and NONE will be false. Otherwise, FIRST and LAST will be false and NONE will be true.

On 128-bit SVE, the following predicate bits of (1) corresponding to 64-bit elements are set:

`VL1`

: sets the lowest bit`ALL`

,`POW2`

,`VL2`

: sets all- any other constraint sets none

If the constraint (

`pattern`

) can be satisfied, set the low predicate bits of (1) corresponding to 64-bit elements that match the constraint, zeroing all other bits. If the constraint cannot be satisfied, zero all bits of (1). If `pattern`

is omitted, the `ALL`

constraint is used.The flags are set based on the resulting predicate, using the resulting predicate itself to indicate active lanes. If the constraint can be satisfied, FIRST and LAST will be true and NONE will be false. Otherwise, FIRST and LAST will be false and NONE will be true.

On 256-bit SVE, the following predicate bits of (1) corresponding to 64-bit elements are set:

`VL1`

,`VL2`

,`VL3`

: sets the low*n*`MUL3`

: sets the low 3`ALL`

,`POW2`

,`MUL4`

,`VL4`

: sets all- any other constraint sets none

If the constraint (

`pattern`

) can be satisfied, set the low predicate bits of (1) corresponding to 64-bit elements that match the constraint, zeroing all other bits. If the constraint cannot be satisfied, zero all bits of (1). If `pattern`

is omitted, the `ALL`

constraint is used.The flags are set based on the resulting predicate, using the resulting predicate itself to indicate active lanes. If the constraint can be satisfied, FIRST and LAST will be true and NONE will be false. Otherwise, FIRST and LAST will be false and NONE will be true.

On 512-bit SVE, the following predicate bits of (1) corresponding to 64-bit elements are set:

`VL1`

,`VL2`

,`VL3`

,`VL4`

,`VL5`

,`VL6`

,`VL7`

: sets the low*n*`MUL3`

: sets the low 6`ALL`

,`POW2`

,`MUL4`

,`VL8`

: sets all- any other constraint sets none

If the constraint (The flags are set based on the resulting predicate, using the resulting predicate itself to indicate active lanes. If the constraint can be satisfied, FIRST and LAST will be true and NONE will be false. Otherwise, FIRST and LAST will be false and NONE will be true.

`pattern`

) can be satisfied, set the low predicate bits of (1) corresponding to 64-bit elements that match the constraint, zeroing all other bits. If the constraint cannot be satisfied, zero all bits of (1). If `pattern`

is omitted, the `ALL`

constraint is used.On 1024-bit SVE, the following predicate bits of (1) corresponding to 64-bit elements are set:

`VL1`

,`VL2`

,`VL3`

,`VL4`

,`VL5`

,`VL6`

,`VL7`

,`VL8`

: sets the low*n*`MUL3`

: sets the low 15`ALL`

,`POW2`

,`MUL4`

,`VL16`

: sets all- any other constraint sets none

If the constraint (The flags are set based on the resulting predicate, using the resulting predicate itself to indicate active lanes. If the constraint can be satisfied, FIRST and LAST will be true and NONE will be false. Otherwise, FIRST and LAST will be false and NONE will be true.

`pattern`

) can be satisfied, set the low predicate bits of (1) corresponding to 64-bit elements that match the constraint, zeroing all other bits. If the constraint cannot be satisfied, zero all bits of (1). If `pattern`

is omitted, the `ALL`

constraint is used.On 2048-bit SVE, the following predicate bits of (1) corresponding to 64-bit elements are set:

`VL1`

,`VL2`

,`VL3`

,`VL4`

,`VL5`

,`VL6`

,`VL7`

,`VL8`

,`VL16`

: sets the low*n*`MUL3`

: sets the low 30`ALL`

,`POW2`

,`MUL4`

,`VL32`

: sets all- any other constraint sets none

Report mistakes or give feedback

Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.