SVE Instruction List by Dougall Johnson
See "RAX1" in the exploration tools

RAX1: Bitwise rotate left by 1 and exclusive OR

RAX1 Zd.D, Zn.D, Zm.D (SVE2+SHA3+NS (SME2.1+SHA3
svint64_t svrax1[_s64](svint64_t op1, svint64_t op2)
svuint64_t svrax1[_u64](svuint64_t op1, svuint64_t op2)

128-bit SVE

For each unsigned 64-bit integer, set (3) to (1) ^ ( (2) << 1 ) ^ ( (2) >> 63 ).

256-bit SVE

For each unsigned 64-bit integer, set (3) to (1) ^ ( (2) << 1 ) ^ ( (2) >> 63 ).

512-bit SVE

For each unsigned 64-bit integer, set (3) to (1) ^ ( (2) << 1 ) ^ ( (2) >> 63 ).
Larger sizes

1024-bit SVE

For each unsigned 64-bit integer, set (3) to (1) ^ ( (2) << 1 ) ^ ( (2) >> 63 ).

2048-bit SVE

For each unsigned 64-bit integer, set (3) to (1) ^ ( (2) << 1 ) ^ ( (2) >> 63 ).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.