SVE Instruction List by Dougall Johnson
SHADD: Signed halving addition
SHADD Zdn.H, Pg/M, Zdn.H, Zm.H (SVE2 (SME
svint16_t svhadd[_s16]_m(svbool_t pg, svint16_t op1, svint16_t op2)
128-bit SVE
For each signed 16-bit integer set (3) to ( (1) + (2) ) >> 1.
256-bit SVE
For each signed 16-bit integer set (3) to ( (1) + (2) ) >> 1.
512-bit SVE
For each signed 16-bit integer set (3) to ( (1) + (2) ) >> 1.
Larger sizes
1024-bit SVE
For each signed 16-bit integer set (3) to ( (1) + (2) ) >> 1.
2048-bit SVE
For each signed 16-bit integer set (3) to ( (1) + (2) ) >> 1.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.