SVE Instruction List by Dougall Johnson
SMIN (vectors): Signed minimum vectors (predicated)
SMIN Zdn.H, Pg/M, Zdn.H, Zm.H (SVE (SME
svint16_t svmin[_s16]_m(svbool_t pg, svint16_t op1, svint16_t op2)
128-bit SVE

For each signed 16-bit integer compare (1) and (2) and set (3) to the minimum.
256-bit SVE

For each signed 16-bit integer compare (1) and (2) and set (3) to the minimum.
512-bit SVE

For each signed 16-bit integer compare (1) and (2) and set (3) to the minimum.
Larger sizes
1024-bit SVE

For each signed 16-bit integer compare (1) and (2) and set (3) to the minimum.
2048-bit SVE

For each signed 16-bit integer compare (1) and (2) and set (3) to the minimum.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.