SVE Instruction List by Dougall Johnson
SMULH (unpredicated): Signed multiply returning high half (unpredicated)
SMULH Zd.D, Zn.D, Zm.D (SVE2 (SME
128-bit SVE

For each signed 64-bit integer set (3) to ( (1) * (2) ) >> 64.
256-bit SVE

For each signed 64-bit integer set (3) to ( (1) * (2) ) >> 64.
512-bit SVE

For each signed 64-bit integer set (3) to ( (1) * (2) ) >> 64.
Larger sizes
1024-bit SVE

For each signed 64-bit integer set (3) to ( (1) * (2) ) >> 64.
2048-bit SVE

For each signed 64-bit integer set (3) to ( (1) * (2) ) >> 64.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.