SVE Instruction List by Dougall Johnson
SQADD (vectors, predicated): Signed saturating addition (predicated)
SQADD Zdn.S, Pg/M, Zdn.S, Zm.S (SVE2 (SME
svint32_t svqadd[_s32]_m(svbool_t pg, svint32_t op1, svint32_t op2)
128-bit SVE
For each 32-bit integer set (3) to (1) + (2), with signed saturation to 0x7FFFFFFF or −0x80000000 on overflow.
256-bit SVE
For each 32-bit integer set (3) to (1) + (2), with signed saturation to 0x7FFFFFFF or −0x80000000 on overflow.
512-bit SVE
For each 32-bit integer set (3) to (1) + (2), with signed saturation to 0x7FFFFFFF or −0x80000000 on overflow.
Larger sizes
1024-bit SVE
For each 32-bit integer set (3) to (1) + (2), with signed saturation to 0x7FFFFFFF or −0x80000000 on overflow.
2048-bit SVE
For each 32-bit integer set (3) to (1) + (2), with signed saturation to 0x7FFFFFFF or −0x80000000 on overflow.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.