SVE Instruction List by Dougall Johnson
SQADD (vectors, predicated): Signed saturating addition (predicated)
SQADD Zdn.D, Pg/M, Zdn.D, Zm.D (SVE2 (SME
svint64_t svqadd[_s64]_m(svbool_t pg, svint64_t op1, svint64_t op2)
128-bit SVE
For each 64-bit integer set (3) to (1) + (2), with signed saturation to 0x7FFFFFFFFFFFFFFF or −0x8000000000000000 on overflow.
256-bit SVE
For each 64-bit integer set (3) to (1) + (2), with signed saturation to 0x7FFFFFFFFFFFFFFF or −0x8000000000000000 on overflow.
512-bit SVE
For each 64-bit integer set (3) to (1) + (2), with signed saturation to 0x7FFFFFFFFFFFFFFF or −0x8000000000000000 on overflow.
Larger sizes
1024-bit SVE
For each 64-bit integer set (3) to (1) + (2), with signed saturation to 0x7FFFFFFFFFFFFFFF or −0x8000000000000000 on overflow.
2048-bit SVE
For each 64-bit integer set (3) to (1) + (2), with signed saturation to 0x7FFFFFFFFFFFFFFF or −0x8000000000000000 on overflow.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.