SVE Instruction List by Dougall Johnson
SQCADD: Saturating complex integer add with 270° rotate
SQCADD Zdn.D, Zdn.D, Zm.D, #270 (SVE2 (SME
svint64_t svqcadd[_s64](svint64_t op1, svint64_t op2, 270)
128-bit SVE
For each pair of 64-bit integers, considered as the real and imaginary components of a complex number, set (3) to (2) + ( (1) rotated by 270° ), with signed saturation of each component to 0x7FFFFFFFFFFFFFFF or −0x8000000000000000 on overflow.
256-bit SVE
For each pair of 64-bit integers, considered as the real and imaginary components of a complex number, set (3) to (2) + ( (1) rotated by 270° ), with signed saturation of each component to 0x7FFFFFFFFFFFFFFF or −0x8000000000000000 on overflow.
512-bit SVE
For each pair of 64-bit integers, considered as the real and imaginary components of a complex number, set (3) to (2) + ( (1) rotated by 270° ), with signed saturation of each component to 0x7FFFFFFFFFFFFFFF or −0x8000000000000000 on overflow.
Larger sizes
1024-bit SVE
For each pair of 64-bit integers, considered as the real and imaginary components of a complex number, set (3) to (2) + ( (1) rotated by 270° ), with signed saturation of each component to 0x7FFFFFFFFFFFFFFF or −0x8000000000000000 on overflow.
2048-bit SVE
For each pair of 64-bit integers, considered as the real and imaginary components of a complex number, set (3) to (2) + ( (1) rotated by 270° ), with signed saturation of each component to 0x7FFFFFFFFFFFFFFF or −0x8000000000000000 on overflow.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.