SVE Instruction List by Dougall Johnson
SQDMULH (vectors): Signed saturating doubling multiply high (unpredicated)
SQDMULH Zd.S, Zn.S, Zm.S (SVE2 (SME
svint32_t svqdmulh[_s32](svint32_t op1, svint32_t op2)
128-bit SVE

For each signed 32-bit integer set (3) to ( (1) * (2) ) >> 31, with signed saturation to 0x7FFFFFFF.
256-bit SVE

For each signed 32-bit integer set (3) to ( (1) * (2) ) >> 31, with signed saturation to 0x7FFFFFFF.
512-bit SVE

For each signed 32-bit integer set (3) to ( (1) * (2) ) >> 31, with signed saturation to 0x7FFFFFFF.
Larger sizes
1024-bit SVE

For each signed 32-bit integer set (3) to ( (1) * (2) ) >> 31, with signed saturation to 0x7FFFFFFF.
2048-bit SVE

For each signed 32-bit integer set (3) to ( (1) * (2) ) >> 31, with signed saturation to 0x7FFFFFFF.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.