SVE Instruction List by Dougall Johnson
SQRDMULH (vectors): Signed saturating rounding doubling multiply high (unpredicated)
SQRDMULH Zd.H, Zn.H, Zm.H (SVE2 (SME
svint16_t svqrdmulh[_s16](svint16_t op1, svint16_t op2)
128-bit SVE
For each signed 16-bit integer set (3) to ( (1) * (2) + 0x4000 ) >> 15, with signed saturation to 0x7FFF.
256-bit SVE
For each signed 16-bit integer set (3) to ( (1) * (2) + 0x4000 ) >> 15, with signed saturation to 0x7FFF.
512-bit SVE
For each signed 16-bit integer set (3) to ( (1) * (2) + 0x4000 ) >> 15, with signed saturation to 0x7FFF.
Larger sizes
1024-bit SVE
For each signed 16-bit integer set (3) to ( (1) * (2) + 0x4000 ) >> 15, with signed saturation to 0x7FFF.
2048-bit SVE
For each signed 16-bit integer set (3) to ( (1) * (2) + 0x4000 ) >> 15, with signed saturation to 0x7FFF.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.