SVE Instruction List by Dougall Johnson
See "SQRSHRNT" in the exploration tools

SQRSHRNT: Signed saturating rounding shift right narrow by immediate (top)

SQRSHRNT Zd.B, Zn.H, #const (SVE2 (SME
svint8_t svqrshrnt[_n_s16](svint8_t even, svint16_t op1, uint64_t imm2)

128-bit SVE

For each signed 16-bit integer set the odd 8-bit elements of (2) to ( (1) + ( 1 << ( const − 1 ) ) >> const, truncating with signed saturation to 0x7F or −0x80, preserving even elements. This is the same as a regular shift, but with result incremented if the most-significant bit that was shifted out was set. The shift amount is limited to 1 ≤ const ≤ 8.

256-bit SVE

For each signed 16-bit integer set the odd 8-bit elements of (2) to ( (1) + ( 1 << ( const − 1 ) ) >> const, truncating with signed saturation to 0x7F or −0x80, preserving even elements. This is the same as a regular shift, but with result incremented if the most-significant bit that was shifted out was set. The shift amount is limited to 1 ≤ const ≤ 8.

512-bit SVE

For each signed 16-bit integer set the odd 8-bit elements of (2) to ( (1) + ( 1 << ( const − 1 ) ) >> const, truncating with signed saturation to 0x7F or −0x80, preserving even elements. This is the same as a regular shift, but with result incremented if the most-significant bit that was shifted out was set. The shift amount is limited to 1 ≤ const ≤ 8.

Larger sizes

1024-bit SVE

For each signed 16-bit integer set the odd 8-bit elements of (2) to ( (1) + ( 1 << ( const − 1 ) ) >> const, truncating with signed saturation to 0x7F or −0x80, preserving even elements. This is the same as a regular shift, but with result incremented if the most-significant bit that was shifted out was set. The shift amount is limited to 1 ≤ const ≤ 8.

2048-bit SVE

For each signed 16-bit integer set the odd 8-bit elements of (2) to ( (1) + ( 1 << ( const − 1 ) ) >> const, truncating with signed saturation to 0x7F or −0x80, preserving even elements. This is the same as a regular shift, but with result incremented if the most-significant bit that was shifted out was set. The shift amount is limited to 1 ≤ const ≤ 8.

Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.