SVE Instruction List by Dougall Johnson
# SQRSHRUNB: Signed saturating rounding shift right unsigned narrow by immediate (bottom)

SQRSHRUNB Zd.H, Zn.S, #const (SVE2 (SME

svuint16_t svqrshrunb[_n_s32](svint32_t op1, uint64_t imm2)

## 128-bit SVE

For each signed 32-bit integer set the even 16-bit elements of (2) to ( (1) + ( 1 << ( const − 1 ) ) >> const, with unsigned saturation to 0 (if (1) is negative) or 0xFFFF, and zero odd elements. This is the same as a regular shift, but with result incremented if the most-significant bit that was shifted out was set. The shift amount is limited to 1 ≤ const ≤ 16.

## 256-bit SVE

For each signed 32-bit integer set the even 16-bit elements of (2) to ( (1) + ( 1 << ( const − 1 ) ) >> const, with unsigned saturation to 0 (if (1) is negative) or 0xFFFF, and zero odd elements. This is the same as a regular shift, but with result incremented if the most-significant bit that was shifted out was set. The shift amount is limited to 1 ≤ const ≤ 16.

## 512-bit SVE

For each signed 32-bit integer set the even 16-bit elements of (2) to ( (1) + ( 1 << ( const − 1 ) ) >> const, with unsigned saturation to 0 (if (1) is negative) or 0xFFFF, and zero odd elements. This is the same as a regular shift, but with result incremented if the most-significant bit that was shifted out was set. The shift amount is limited to 1 ≤ const ≤ 16.

## Larger sizes

## 1024-bit SVE

For each signed 32-bit integer set the even 16-bit elements of (2) to ( (1) + ( 1 << ( const − 1 ) ) >> const, with unsigned saturation to 0 (if (1) is negative) or 0xFFFF, and zero odd elements. This is the same as a regular shift, but with result incremented if the most-significant bit that was shifted out was set. The shift amount is limited to 1 ≤ const ≤ 16.

## 2048-bit SVE

For each signed 32-bit integer set the even 16-bit elements of (2) to ( (1) + ( 1 << ( const − 1 ) ) >> const, with unsigned saturation to 0 (if (1) is negative) or 0xFFFF, and zero odd elements. This is the same as a regular shift, but with result incremented if the most-significant bit that was shifted out was set. The shift amount is limited to 1 ≤ const ≤ 16.

Report mistakes or give feedback

Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.