SVE Instruction List by Dougall Johnson
SQSHRNB: Signed saturating shift right narrow by immediate (bottom)
SQSHRNB Zd.H, Zn.S, #const (SVE2 (SME
svint16_t svqshrnb[_n_s32](svint32_t op1, uint64_t imm2)
128-bit SVE
For each signed 32-bit integer set the even 16-bit elements of (2) to (1) >> const, truncating with signed saturation to 0x7FFF or −0x8000, and zero odd elements. The shift amount is limited to 1 ≤ const ≤ 16.
256-bit SVE
For each signed 32-bit integer set the even 16-bit elements of (2) to (1) >> const, truncating with signed saturation to 0x7FFF or −0x8000, and zero odd elements. The shift amount is limited to 1 ≤ const ≤ 16.
512-bit SVE
For each signed 32-bit integer set the even 16-bit elements of (2) to (1) >> const, truncating with signed saturation to 0x7FFF or −0x8000, and zero odd elements. The shift amount is limited to 1 ≤ const ≤ 16.
Larger sizes
1024-bit SVE
For each signed 32-bit integer set the even 16-bit elements of (2) to (1) >> const, truncating with signed saturation to 0x7FFF or −0x8000, and zero odd elements. The shift amount is limited to 1 ≤ const ≤ 16.
2048-bit SVE
For each signed 32-bit integer set the even 16-bit elements of (2) to (1) >> const, truncating with signed saturation to 0x7FFF or −0x8000, and zero odd elements. The shift amount is limited to 1 ≤ const ≤ 16.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.