SVE Instruction List by Dougall Johnson
SSHLLB: Signed shift left long by immediate (bottom)
SSHLLB Zd.D, Zn.S, #const (SVE2 (SME
svint64_t svshllb[_n_s64](svint32_t op1, uint64_t imm2)
128-bit SVE

For each even signed 32-bit integer set the double-width (2) to (1) << const. The shift amount is limited to 0 ≤ const ≤ 31.
256-bit SVE

For each even signed 32-bit integer set the double-width (2) to (1) << const. The shift amount is limited to 0 ≤ const ≤ 31.
512-bit SVE

For each even signed 32-bit integer set the double-width (2) to (1) << const. The shift amount is limited to 0 ≤ const ≤ 31.
Larger sizes
1024-bit SVE

For each even signed 32-bit integer set the double-width (2) to (1) << const. The shift amount is limited to 0 ≤ const ≤ 31.
2048-bit SVE

For each even signed 32-bit integer set the double-width (2) to (1) << const. The shift amount is limited to 0 ≤ const ≤ 31.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.