SVE Instruction List by Dougall Johnson
SSHLLT: Signed shift left long by immediate (top)
SSHLLT Zd.S, Zn.H, #const (SVE2 (SME
svint32_t svshllt[_n_s32](svint16_t op1, uint64_t imm2)
128-bit SVE

For each odd signed 16-bit integer set the double-width (2) to (1) << const. The shift amount is limited to 0 ≤ const ≤ 15.
256-bit SVE

For each odd signed 16-bit integer set the double-width (2) to (1) << const. The shift amount is limited to 0 ≤ const ≤ 15.
512-bit SVE

For each odd signed 16-bit integer set the double-width (2) to (1) << const. The shift amount is limited to 0 ≤ const ≤ 15.
Larger sizes
1024-bit SVE

For each odd signed 16-bit integer set the double-width (2) to (1) << const. The shift amount is limited to 0 ≤ const ≤ 15.
2048-bit SVE

For each odd signed 16-bit integer set the double-width (2) to (1) << const. The shift amount is limited to 0 ≤ const ≤ 15.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.