SVE Instruction List by Dougall Johnson
ST1H (scalar plus vector): Scatter store halfwords from a vector (vector index)
ST1H { Zt.D }, Pg, [Xn, Zm.D, SXTW #1] (SVE+NS
ST1H { Zt.D }, Pg, [Xn, Zm.D, UXTW #1] (SVE+NS
128-bit SVE

256-bit SVE

512-bit SVE

Larger sizes
1024-bit SVE

2048-bit SVE

Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.