SVE Instruction List by Dougall Johnson
See "ST1W (scalar plus scalar, single register)" in the exploration tools

ST1W (scalar plus scalar, single register): Contiguous store words from vector (scalar index)

ST1W { Zt.S }, Pg, [Xn, Xm, LSL #2] (SVE (SME
void svst1[_f32](svbool_t pg, float32_t *base, svfloat32_t data)
void svst1[_s32](svbool_t pg, int32_t *base, svint32_t data)
void svst1[_u32](svbool_t pg, uint32_t *base, svuint32_t data)

128-bit SVE

Store each active 32-bit element of (1) to the memory operand (3). If the corresponding predicate bit from (2) is zero, that store is skipped, and cannot cause a fault, and the corresponding value in memory is unchanged.

256-bit SVE

Store each active 32-bit element of (1) to the memory operand (3). If the corresponding predicate bit from (2) is zero, that store is skipped, and cannot cause a fault, and the corresponding value in memory is unchanged.

512-bit SVE

Store each active 32-bit element of (1) to the memory operand (3). If the corresponding predicate bit from (2) is zero, that store is skipped, and cannot cause a fault, and the corresponding value in memory is unchanged.

Larger sizes

1024-bit SVE

Store each active 32-bit element of (1) to the memory operand (3). If the corresponding predicate bit from (2) is zero, that store is skipped, and cannot cause a fault, and the corresponding value in memory is unchanged.

2048-bit SVE

Store each active 32-bit element of (1) to the memory operand (3). If the corresponding predicate bit from (2) is zero, that store is skipped, and cannot cause a fault, and the corresponding value in memory is unchanged.

Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.