SVE Instruction List by Dougall Johnson
ST2Q (scalar plus scalar): Contiguous store two-quadword structures from two vectors (scalar index)
ST2Q { Zt1.Q, Zt2.Q }, Pg, [Xn, Xm, LSL #4] (SVE2.1 (SME2.1
128-bit SVE
Interleave 128-bit elements from two consecutive registers (2) and (3), and store them to the memory operand (4). If the predicate bit from (1) corresponding to an element in (2) and (3) is zero, those two contiguous stores are skipped, and cannot cause a fault, and the corresponding values in memory are unchanged.
256-bit SVE
Interleave 128-bit elements from two consecutive registers (2) and (3), and store them to the memory operand (4). If the predicate bit from (1) corresponding to an element in (2) and (3) is zero, those two contiguous stores are skipped, and cannot cause a fault, and the corresponding values in memory are unchanged.
512-bit SVE
Interleave 128-bit elements from two consecutive registers (2) and (3), and store them to the memory operand (4). If the predicate bit from (1) corresponding to an element in (2) and (3) is zero, those two contiguous stores are skipped, and cannot cause a fault, and the corresponding values in memory are unchanged.
Larger sizes
1024-bit SVE
Interleave 128-bit elements from two consecutive registers (2) and (3), and store them to the memory operand (4). If the predicate bit from (1) corresponding to an element in (2) and (3) is zero, those two contiguous stores are skipped, and cannot cause a fault, and the corresponding values in memory are unchanged.
2048-bit SVE
Interleave 128-bit elements from two consecutive registers (2) and (3), and store them to the memory operand (4). If the predicate bit from (1) corresponding to an element in (2) and (3) is zero, those two contiguous stores are skipped, and cannot cause a fault, and the corresponding values in memory are unchanged.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.