SVE Instruction List by Dougall Johnson
ST4Q (scalar plus immediate): Contiguous store four-quadword structures from four vectors (immediate index)
ST4Q { Zt1.Q, Zt2.Q, Zt3.Q, Zt4.Q }, Pg, [Xn{, #imm, MUL VL}] (SVE2.1 (SME2.1
128-bit SVE
Interleave 128-bit elements from four consecutive registers (2), (3), (4), and (5), and store them to the memory operand (6). If the predicate bit from (1) corresponding to an element in (2), (3), (4), and (5) is zero, those four contiguous stores are skipped, and cannot cause a fault, and the corresponding values in memory are unchanged.
256-bit SVE
Interleave 128-bit elements from four consecutive registers (2), (3), (4), and (5), and store them to the memory operand (6). If the predicate bit from (1) corresponding to an element in (2), (3), (4), and (5) is zero, those four contiguous stores are skipped, and cannot cause a fault, and the corresponding values in memory are unchanged.
512-bit SVE
Interleave 128-bit elements from four consecutive registers (2), (3), (4), and (5), and store them to the memory operand (6). If the predicate bit from (1) corresponding to an element in (2), (3), (4), and (5) is zero, those four contiguous stores are skipped, and cannot cause a fault, and the corresponding values in memory are unchanged.
Larger sizes
1024-bit SVE
Interleave 128-bit elements from four consecutive registers (2), (3), (4), and (5), and store them to the memory operand (6). If the predicate bit from (1) corresponding to an element in (2), (3), (4), and (5) is zero, those four contiguous stores are skipped, and cannot cause a fault, and the corresponding values in memory are unchanged.
2048-bit SVE
Interleave 128-bit elements from four consecutive registers (2), (3), (4), and (5), and store them to the memory operand (6). If the predicate bit from (1) corresponding to an element in (2), (3), (4), and (5) is zero, those four contiguous stores are skipped, and cannot cause a fault, and the corresponding values in memory are unchanged.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.