SVE Instruction List by Dougall Johnson
TRN1 (vectors): Interleave even elements from two vectors
TRN1 Zd.B, Zn.B, Zm.B (SVE (SME
svint8_t svtrn1[_s8](svint8_t op1, svint8_t op2)
svuint8_t svtrn1[_u8](svuint8_t op1, svuint8_t op2)
128-bit SVE

Set (3) to the interleaved even 8-bit elements from (1) and (2).
256-bit SVE

Set (3) to the interleaved even 8-bit elements from (1) and (2).
512-bit SVE

Set (3) to the interleaved even 8-bit elements from (1) and (2).
Larger sizes
1024-bit SVE

Set (3) to the interleaved even 8-bit elements from (1) and (2).
2048-bit SVE

Set (3) to the interleaved even 8-bit elements from (1) and (2).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.