SVE Instruction List by Dougall Johnson
UQSHRNB: Unsigned saturating shift right narrow by immediate (bottom)
UQSHRNB Zd.S, Zn.D, #const (SVE2 (SME
svuint32_t svqshrnb[_n_u64](svuint64_t op1, uint64_t imm2)
128-bit SVE

For each unsigned 64-bit integer set the even 32-bit elements of (2) to (1) >> const, truncating with unsigned saturation to 0xFFFFFFFF, and zero odd elements. The shift amount is limited to 1 ≤ const ≤ 32.
256-bit SVE

For each unsigned 64-bit integer set the even 32-bit elements of (2) to (1) >> const, truncating with unsigned saturation to 0xFFFFFFFF, and zero odd elements. The shift amount is limited to 1 ≤ const ≤ 32.
512-bit SVE

For each unsigned 64-bit integer set the even 32-bit elements of (2) to (1) >> const, truncating with unsigned saturation to 0xFFFFFFFF, and zero odd elements. The shift amount is limited to 1 ≤ const ≤ 32.
Larger sizes
1024-bit SVE

For each unsigned 64-bit integer set the even 32-bit elements of (2) to (1) >> const, truncating with unsigned saturation to 0xFFFFFFFF, and zero odd elements. The shift amount is limited to 1 ≤ const ≤ 32.
2048-bit SVE

For each unsigned 64-bit integer set the even 32-bit elements of (2) to (1) >> const, truncating with unsigned saturation to 0xFFFFFFFF, and zero odd elements. The shift amount is limited to 1 ≤ const ≤ 32.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.