SVE Instruction List by Dougall Johnson
URHADD: Unsigned rounding halving addition
URHADD Zdn.D, Pg/M, Zdn.D, Zm.D (SVE2 (SME
svuint64_t svrhadd[_u64]_m(svbool_t pg, svuint64_t op1, svuint64_t op2)
128-bit SVE
For each unsigned 64-bit integer set (3) to ( (1) + (2) + 1 ) >> 1.
256-bit SVE
For each unsigned 64-bit integer set (3) to ( (1) + (2) + 1 ) >> 1.
512-bit SVE
For each unsigned 64-bit integer set (3) to ( (1) + (2) + 1 ) >> 1.
Larger sizes
1024-bit SVE
For each unsigned 64-bit integer set (3) to ( (1) + (2) + 1 ) >> 1.
2048-bit SVE
For each unsigned 64-bit integer set (3) to ( (1) + (2) + 1 ) >> 1.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.