SVE Instruction List by Dougall Johnson
# URSHL: Unsigned rounding shift left by vector (predicated)

URSHL Zdn.B, Pg/M, Zdn.B, Zm.B (SVE2 (SME

svuint8_t svrshl[_u8]_m(svbool_t pg, svuint8_t op1, svint8_t op2)

## 128-bit SVE

Shift each unsigned 8-bit integer from (1) by the corresponding signed 8-bit integer from (2), rounding if shifting right, setting (3) to the result. If (2) ≥ 0, the result is (1) << (2), otherwise it is ( (1) + ( 1 << ( −(2) − 1 ) ) ) >> −(2).

## 256-bit SVE

Shift each unsigned 8-bit integer from (1) by the corresponding signed 8-bit integer from (2), rounding if shifting right, setting (3) to the result. If (2) ≥ 0, the result is (1) << (2), otherwise it is ( (1) + ( 1 << ( −(2) − 1 ) ) ) >> −(2).

## 512-bit SVE

Shift each unsigned 8-bit integer from (1) by the corresponding signed 8-bit integer from (2), rounding if shifting right, setting (3) to the result. If (2) ≥ 0, the result is (1) << (2), otherwise it is ( (1) + ( 1 << ( −(2) − 1 ) ) ) >> −(2).

## Larger sizes

## 1024-bit SVE

Shift each unsigned 8-bit integer from (1) by the corresponding signed 8-bit integer from (2), rounding if shifting right, setting (3) to the result. If (2) ≥ 0, the result is (1) << (2), otherwise it is ( (1) + ( 1 << ( −(2) − 1 ) ) ) >> −(2).

## 2048-bit SVE

Shift each unsigned 8-bit integer from (1) by the corresponding signed 8-bit integer from (2), rounding if shifting right, setting (3) to the result. If (2) ≥ 0, the result is (1) << (2), otherwise it is ( (1) + ( 1 << ( −(2) − 1 ) ) ) >> −(2).

Report mistakes or give feedback

Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.