SVE Instruction List by Dougall Johnson
URSHLR: Unsigned rounding shift left reversed vectors (predicated)
URSHLR Zdn.D, Pg/M, Zdn.D, Zm.D (SVE2 (SME
128-bit SVE
Shift each unsigned 64-bit integer from (2) by the corresponding signed 64-bit integer from (1), rounding if shifting right, setting (3) to the result. If (2) ≥ 0, the result is (2) << (1), otherwise it is ( (2) + ( 1 << ( −(1) − 1 ) ) ) >> −(1).
256-bit SVE
Shift each unsigned 64-bit integer from (2) by the corresponding signed 64-bit integer from (1), rounding if shifting right, setting (3) to the result. If (2) ≥ 0, the result is (2) << (1), otherwise it is ( (2) + ( 1 << ( −(1) − 1 ) ) ) >> −(1).
512-bit SVE
Shift each unsigned 64-bit integer from (2) by the corresponding signed 64-bit integer from (1), rounding if shifting right, setting (3) to the result. If (2) ≥ 0, the result is (2) << (1), otherwise it is ( (2) + ( 1 << ( −(1) − 1 ) ) ) >> −(1).
Larger sizes
1024-bit SVE
Shift each unsigned 64-bit integer from (2) by the corresponding signed 64-bit integer from (1), rounding if shifting right, setting (3) to the result. If (2) ≥ 0, the result is (2) << (1), otherwise it is ( (2) + ( 1 << ( −(1) − 1 ) ) ) >> −(1).
2048-bit SVE
Shift each unsigned 64-bit integer from (2) by the corresponding signed 64-bit integer from (1), rounding if shifting right, setting (3) to the result. If (2) ≥ 0, the result is (2) << (1), otherwise it is ( (2) + ( 1 << ( −(1) − 1 ) ) ) >> −(1).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.